



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/806,963	03/23/2004	Steven C. Goss	TI-36791	2345
23494 7590 10/22/2008 TEXAS INSTRUMENTS INCORPORATED P O BOX 655474, M/S 3999 DALLAS, TX 75265				
EXAMINER				
POWERS, WILLIAM S				
ART UNIT		PAPER NUMBER		
2434				
NOTIFICATION DATE		DELIVERY MODE		
10/22/2008		ELECTRONIC		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

uspto@ti.com

### Office Action Summary

**Application No.**

10/806,963

**Applicant(s)**

GOSS, STEVEN C.

**Examiner**

WILLIAM S. POWERS

**Art Unit**

2434

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 24 September 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SE/US)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

## **DETAILED ACTION**

### ***Response to Arguments***

1. Applicant's arguments filed 9/24/2008 have been fully considered but they are not persuasive.
2. As to Applicant's argument that, "neither the cited portions of the cited combination of Takahashi and Smith neither teaches nor suggests data input and output registers located outside of a secure execution environment (SEE) as recited in independent claims 1, 8 and 15" (Remarks, p. 1, lines 9-11), the Examiner respectfully disagrees. The prior art of reference should be considered in their entirety and not limited to just those excerpts cited by the Examiner. The Examiner is using the broadest reasonable interpretations of the claims as presently written. The SRAM 18 of Takahashi is considered as data input and output registers and is within the secure execution environment of the secure memory unit as noted by the Applicant, but there are also other components that correspond to data input and output registers that are outside of the secure memory unit, at least external memory 11 of fig. 1 controlled by the memory controller of the secure memory unit. For at least the reasons above, the rejection of the claims is maintained.

### ***Response to Amendment***

3. Claims 1-20 are pending.
4. The Examiner has stated the below column and line numbers as examples. All columns and line numbers in the reference and the figures are relevant material and Applicant should be taken the entire reference into consideration upon the reply to this Office Action.

***Information Disclosure Statement***

5. No Information Disclosure Statements have been submitted by the Applicant.

***Claim Rejections - 35 USC § 103***

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

8. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 5,825,878 to Takahashi et al. (hereinafter Takahashi) in view of "Using a High-Performance, Programmable Secure Coprocessor" by Smith et al. (hereinafter Smith).

As to claims 1 and 8, Takahashi teaches:

- a. A key register located within said SEE (key register with cryptographic keys stored within the key register) (Takahashi, column 5, lines 34-50 and figure 2).

Takahashi does not expressly mention a secure memory coupled to the key register. However, in an analogous art, Smith teaches said secure memory coupled to the key register to receive a cryptographic key therefrom (secure memory a private key used for authentication and decryption purposes) (Smith, page 77, lines 3-11).

Therefore, one of ordinary skill in the art at the time the invention was made would have been motivated to implement the secure memory management unit of Takahashi with the secure memory of Smith in order to secure on-device applications as suggested by Smith (Smith, page 77, lines 3-11).

Takahashi as modified further teaches:

- b. Data input and output registers located outside of said SEE and coupled to said key register to allow said cryptographic key to be applied to input data arriving via said data input register to yield output data via said data output

register (input and output is controlled by the memory controller that accesses the external memory (data input/output registers outside of the secure execution environment of the secure memory management unit)) (Takahashi, Abstract, figure 1, column 3, lines 6-20 and column 6, lines 14-35).

As to claims 2, 9 and 16, Takahashi as modified teaches a secure data bus coupling said key register and said secure memory is isolated from external pins of said SoC (the integrated chip is constructed to prevent access to the internal buses and connectors of the chip) (Takahashi, column 2, lines 40-48 and figure 1).

As to claims 3, 10 and 17, Takahashi as modified teaches a cryptographic block coupled to said key register and said data input and output registers consists of a Data Encryption Standard (DES) block (uses the DES algorithm) (Takahashi, column 5, lines 16-22).

As to claim 4, 11 and 18, Takahashi as modified teaches said key register is a write-only register and writeable only when a central processing unit of said SoC is in a secure state (write request must be initiated by the internal OS) (Takahashi, column 6, lines 14-35).

As to claims 5, 12 and 19, Takahashi teaches as modified a data bus coupled to said input and output registers is further coupled to external pins of said SoC (memory

controller of the integrated chip is connected to the external memory, which is the only access to elements not on the chip) (Takahashi, column 6, lines 14-35 and figure 1).

As to claims 6, 13 and 20, Takahashi as modified teaches a central processing unit mediates movement of said input data and said output data between said input and output registers and memory external to said SoC (CPU core and DMA control the inputting, outputting, encryption and decryption of data) (Takahashi, column 4, lines 45-58 and figures 2 and 3).

As to claims 7 and 14, Takahashi as modified teaches said secure memory comprises secure read-only memory and secure static random access memory (integrated chip consists of SRAM and ROM that is located within the secure environment of the integrated chip) (Takahashi, figure 1, column 3, lines 6-20 and column 6, lines 43-47).

As to claim 15, Takahashi teaches:

- a. A central processing unit (CPU) (Takahashi, column 2, lines 49-53 and figure 1).
- b. Secure read only memory (integrated chip consists ROM that is located within the secure environment of the integrated chip) (Takahashi, column 6, lines 43-47).

- c. Secure static random access memory, said CPU and said secure memory configured to provide a secure execution environment (integrated chip consists of SRAM that is located within the secure environment of the integrated chip) (Takahashi, figure 1, column 3, lines 6-20).
- d. A key register located within said SEE (key register with cryptographic keys stored within the key register) (Takahashi, column 5, lines 34-50 and figure 2).

Takahashi does not expressly mention a secure memory coupled to the key register. However, in an analogous art, Smith teaches said secure memory coupled to the key register to receive a cryptographic key therefrom (secure memory a private key used for authentication and decryption purposes) (Smith, page 77, lines 3-11).

Therefore, one of ordinary skill in the art at the time the invention was made would have been motivated to implement the secure memory management unit of Takahashi with the secure memory of Smith in order to secure on-device applications as suggested by Smith (Smith, page 77, lines 3-11).

Takahashi as modified further teaches:

- e. Data input and output registers located outside of said SEE and coupled to said key register to allow said cryptographic key to be applied to input data arriving via said data input register to yield output data via said data output register (input and output is controlled by the memory controller the accesses the external memory (data input/output registers outside of the secure execution environment of the secure



memory management unit)) (Takahashi, Abstract, figure 1, column 3, lines 6-20 and column 6, lines 14-35).

### ***Conclusion***

9. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to **WILLIAM S. POWERS** whose telephone number is (571)272-8573. The examiner can normally be reached on m-f 8:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kambiz Zand can be reached on 571 272 3811. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/W. S. P./  
Examiner, Art Unit 2434

William S. Powers  
Examiner  
Art Unit 2434

10/15/2008  
/Kambiz Zand/  
Supervisory Patent Examiner, Art Unit 2434